The effect of thermal annealing on Te compensated Interfacial Misfit GaSb/GaAs heterostructures is investigated by using two different thermal annealing procedures, namely rapid thermal annealing and furnace annealing. The electrical properties of the devices are studied by using CurrenteVoltage, CapacitanceeVoltage and Deep Level Transient Spectroscopy techniques. It is observed that rapid thermal annealing treatment is superior in terms of improvement of the electrical characteristics compared to furnace annealing treatment. The lowest leakage current and defect concentration are obtained when rapid thermal annealing is employed.
Introduction
III-Sb based devices attract considerable attention in high speed and low power consumption electronic devices compared to other IIIeV based devices such as InP and GaAs [1, 2] . This is due to the band gap offset, electronic barrier and extremely high mobilities of such Sb based devices. The use of high quality semi-insulating GaAs and Si substrates instead of GaSb for the epitaxial growth of III-Sb heterostructures has several advantages including lower costs and larger sizes of substrates. In addition, such substrates allow the integration of optoelectronic devices such as laser diodes [3] , detectors [4] , and transistors [5] . Therefore tremendous efforts have been devoted to grow high quality III-Sb layers on GaAs and Si substrates despite the large lattice mismatch between these materials that result in the creation of defects and dislocations. One of the promising techniques to get high quality buffer free GaSb layer is by using the Interfacial Misfit (IMF) method. By using this technique the IMF array is comprised of Ga-dangling bonds with a sheet density of 3 Â 10 12 cm À2 , which create interfacial states [6] . These interfacial states, which are introduced between GaSb and GaAs have serious effect on the performance of the devices [7, 8] . A. Jallipalli et al. [6] introduced the concept of delta doping at the interface between GaSb and GaAs to compensate the Ga dangling bonds. However, in previous studies by our group on similar Te-doped (delta doped) GaSb/GaAs devices [7] we observed that their electrical behaviour worsens. In another studies [9] on Interfacial Misfit (IMF) GaSb/GaAs, the effect of rapid thermal annealing was studied. The devices show better electrical properties after thermal annealing treatment. In this study we have investigated the effect of two different thermal annealing treatments on the electronic properties of the Tedelta doped devices using CurrenteVoltage (IeV), CapacitanceeVoltage (CeV) and Deep Level Transient Spectroscopy (DLTS).
The experimental results show that the rapid thermal annealed (RTA) samples have better electrical properties than as-grown and furnace annealed (FA) samples.
Experiment details
The growth conditions of the devices investigated here are similar to those reported in Refs. [7, 9] . In brief, the IMF is created between the 10 nm GaAs and 10 nm GaSb layers. In order to compensate the dangling bonds created between Ga and Sb atoms (shown by the circles in Fig. 1b) , a sheet of 10 12 cm À2 of Te atoms are deposited. The intension was to reduce the dangling bonds created at the misfit as reported in Ref. [7] . The layer structure of Te compensated Interfacial Misfit GaSb/GaAs and the schematic representation of misfit are shown in Fig. 1a and b, respectively. The rapid thermal annealing and furnace annealing were performed on Te-compensated IMF GaSb/GaAs samples. The RTA is performed in rapid thermal annealer (RTA) in a N 2 ambient. The samples annealing time for RTA was 2 min at 400 C. While in the furnace annealing, N 2 was purged into a glass furnace for 2 min, and then the samples were introduced into the furnace where they reached a temperature of 400 C over a period of 2 min and left for an additional 2 min at 400 C. After post growth RTA and furnace annealing, the ohmic contacts were formed on the top of the p þ GaSb layer and the bottom of the n þ GaAs substrates. Mesas with 200 mm diameter were formed and isolated from each other by using wet chemical etching.
The Te compensated samples have been studied carefully by IeV and CeV measurements using a current source unit (Keithley 236) and Boonton capacitance meter (B7200), respectively which are controlled by software. The emission from the traps depends upon the temperature. In order to get accurate information about defects, a very temperature stable cryostat (model Janis CCS-450) controlled by Lake Shore 331 is in the temperature range of 10 Ke450 K with stability of ± 1 K. The capacitance meter (Boonton 7200) and pulse generator (Agilent 33220A) are used to get information about defects.
Results and discussion

CurrenteVoltage (IeV) measurements
The CurrenteVoltage (IeV) measurements were performed on as-grown and annealed Te compensated samples as shown in Fig. 2 . The reverse current of RTA samples is one and two orders of magnitude lower than as-grown and furnace annealed samples, respectively It is worth mentioning that several devices having different diameters were tested and similar results were obtained. Additionally, the rectification ratio for the RTA samples (1 Â 10 6 at ± 0.55 V) is one order of magnitude higher than as-grown and FA samples. However, the 400 C FA samples exhibited the highest reverse current which is an indication of adverse electrical activity after furnace annealing. This effect will be further explored by Capacitance-Voltage and DLTS measurements in the following sections. 
CapacitanceeVoltage (CeV) measurements
The CapacitanceeVoltage (CeV) measurements are performed at a fixed frequency of 1 MHz over a range of temperatures (100 Ke450 K). The room temperature CeV data is plotted as 1/C 2 versus (V on þ V R ) as shown in Fig. 3 for as-grown and annealed samples (RTA and FA) which reveal a non-linear behaviour. It is worth noting that the CeV data plotted for different temperatures shows similar behaviour. The interface state capacitance is extracted from the plot of C versus (V on þ V R ) À1/2 as shown in Fig. 4 . It is worth pointing out that the value of interface states capacitance is lowest in RTA samples. Both IeV and CeV characteristics shown in Figs. 2 and 4, respectively, confirm the effect of annealing on the interface in terms of low reverse leakage current and small interface capacitance of the devices. The RTA samples have the smallest reverse current and interface state capacitance. These higher capacitance values are indications of higher density of interface trap states for as-grown and FA samples, as will be shown in the DLTS section.
Deep Level Transient Spectroscopy (DLTS) measurements
The existence of and the effect of annealing (rapid thermal and furnace annealing) on electrically active defects near and away from the interface of Te-compensated GaSb/GaAs samples are investigated by applying small to large reverse biases using DLTS. Fig. 5a shows the DLTS spectra of as-grown and 400 C rapid thermal and furnace annealed samples for a reverse ) is lower than that of the as-grown samples (E7 asg ). The peaks E7 asg and E7 RTA are identified as EL2 trap, which is well-known in GaAs. Its concentration is much lower in rapid thermal annealed samples than in the as-grown samples. However, this defect is absent in furnace annealed samples. interface for V R ¼ -4 V with a concentration of 1.96 Â 10 14 cm À3 . This behaviour has strong effect on the obvious decrease of the leakage current after RTA (Fig. 2) , since the EL2 trap play an important role in the electrical and optical properties of GaAs layers. It is worth pointing out that a new hole trap is detected in as-grown and annealed samples when a larger reverse bias of V R ¼ À4 V is applied, as shown in Fig. 7b . The activation energy of this hole trap in as-grown, RTA and FA samples is H1 asg ¼ 0.72 eV, H1 RTA ¼ 0.66 eV and H1 FA ¼ 0.68 eV, respectively. The concentration of this defect is similar in all samples. The origin of this hole trap can be related to Te inter-diffusion as observed by E. Kuramochi et al. in GaSb samples [10] . Fig. 8a and b show the Arrhenius plot of as-grown, and RTA and FA samples at V R ¼ À4 V. In the following, only the activation energies of the main electron trap (EL2) (Fig. 8a) and the new hole trap are extracted and discussed (Fig. 8b) . Their properties are summarised in Table 2 . The other DLTS peaks shown in Fig. 5b , and summarized in Table 1 , in Te-compensated samples in the temperature range of~50 Ke300 K are similar to those observed near the interface (V R ¼ À0.25 V).
In order to study further the existence of defects at/or close to the interface between GaAs and GaSb, a forward pulse is applied. The DLTS experimental conditions used for this study are V R ¼ 0 V, V P ¼ 0.5 V and tp ¼ 1 m sec. The filling pulse V P ¼ 0.5 V is equivalent to the turn-on voltage observed from the IeV characteristics. The DLTS spectra are shown in Fig. 9 for as-grown, RTA and FA samples.
As shown in Fig. 9 , the shape of the signal due to the hole trap is asymmetric in all samples. The DLTS hole peak amplitude is however lowest in RTA samples. The FA samples exhibit the highest DLTS hole peak. In addition, a broader electron peak is also detected in the temperature range of 10 Ke200 K, as shown in the inset of Fig. 9 . In order to resolve the asymmetric hole peaks, Laplace DLTS measurements are performed as shown in Fig. 10 (b, c and d) , where four hole peaks are revealed in asgrown, FA and RTA samples. Arrhenius plots of the emission rate versus temperature for all samples are plotted and shown in Fig. 10a .
Four very well resolved peaks are detected in as-grown (H1 asg , H1 asg , H1 asg , H1 asg ), rapid (H1 RTA , H1 RTA , H1 RTA , H1 RTA ) and furnace (H1 FA , H1 FA , H1 FA , H1 FA ) annealed samples by using Laplace DLTS as shown in Fig. 10(b) , (c) and (d), respectively. It is worth mentioning here that these peaks are only present in as-grown and annealed Te compensated samples. These are absent in uncompensated samples (i.e. without Te delta-doping) as reported before [9] . One can therefore infer that these hole traps are due to the incorporation of Te. The summary of the traps detected at V R ¼ 0 V, V P ¼ 0.5 V and t p ¼ 1msec are given in Table 3 . Some of these defects (i.e. H3 asg , H3 RTA and H2 FA , H4 asg , H4 RTA and H3 FA ) have energies close to the ones predicted theoretically as native defects in GaSb [11e13] . All the other traps observed in the samples investigated in this work are reported here for the first time and a theoretical model is required to explore their origins. In recent study we showed that the incorporation of Te at the interface between GaSb and GaAs creates additional states [7] . In this work we showed the concentration of these additional states could be decreased by choosing appropriate annealing conditions. We also showed here and in the previous studies [9] that rapid thermal annealing is an effective way of improving electrical properties of the devices. For both annealing procedures, the peak annealing temperature (400 C) is the same; however the duration of the ramping of the temperature to reach 400 C is different. For the RTA system it takes only a few seconds, while for the furnace apparatus several minutes are needed. Therefore, it is most probable that the difference in the time period to attain the intended annealing temperature could account for the difference in the concentration of the traps observed in both annealing methods.
Conclusion
In summary, the effect of different thermal annealing protocols, namely rapid thermal and furnace annealing, on the electrical properties of Te compensated Interfacial Misfit GaAs/GaSb heterostructures is studied. Both types of annealing are performed at 400 C for 2 min. IeV and CeV characteristics show that the smallest reverse current and the lowest interface states capacitance are obtained when the Te compensated samples are thermally treated by using the rapid thermal annealing process. The furnace annealing procedure resulted in the highest value of reverse current. Furthermore, DLTS measurements are performed with small to large reverse biases and also with forward filling pulse voltages. The concentrations of all traps detected in rapid thermal annealed samples are lower than those of as-grown and furnace annealed samples. Forward bias DLTS measurements detected four hole traps in all samples, and the concentration of the traps is lowest in rapid thermal annealed samples. One can therefore conclude that rapid thermal annealing is far more effective annealing treatment compared to the furnace annealing process in terms of better electrical properties of the devices. 
